Improving Scalability of Trapped-Ion Quantum Computers Using Gate-Level Techniques