Logic Synthesis For Fpga Reliability