Novel Architectures For Trace Buffer Design To Facilitate Post-Silicon Validation And Test