A Fault Tolerant Memory Architecture For A Risc-V Softcore